A digit-serial, multiplier-accumulator based cryptographic coprocessor architecture is proposed, similar to fix-point DSP's with enhancements, supporting long modular arithmetic and general computations. Several new "column-sum" variants of popular quadratic time modular multiplication algorithms are presented (Montgomery and interleaved division-reduction with or without Quisquater scaling), which are faster than the traditional implementations, need no or very little memory beyond the operand storage and perform squaring about twice faster than general multiplications or modular reductions. They provide similar advantages in software for general purpose CPU's.
Introduction
Long exponentiation based cryptographic operations are performed infrequently in secure client devices like smart cards or OSD disk drives [15] and it is not economical to include a large piece of HW dedicated only to that task. A DSP-like architecture with minor enhancements for speeding up long modular arithmetic can be used for many other tasks, too, providing an almost free long modular arithmetic engine. A digit-serial, multiplier-accumulator based cryptographic co-processor architecture is proposed, like fix-point DSP's, with inexpensive enhancements for speeding up long modular arithmetic.
Internal fast memory is expensive (storage for eight 2K-bit integers costs about twice as much as the whole arithmetic engine), but only a portion of this memory is needed for processing other than RSA or Diffie-Hellman type operations, so we try to keep this memory small. Several new variants of popular modular multiplication algorithms are presented (Montgomery and interleaved division-reduction with-, or without Quisquater scaling), which either don't need extra memory beyond the parameters or, for extra speed, use one or two additional pre-computed parameters of the size of the modulus. All of these algorithms perform squaring about twice faster than general multiplications and modular reductions. The speed and memory usage advantages of these algorithms are preserved for SW for general purpose CPU's as well. • D0(Q) refers to the Least Significant digit (digit 0) of an integer or accumulator Q • MS(Q) refers to the content of the accumulator Q, shifted to the right by one digit • LS stands for Least Significant, the low order bit/s or digit/s of a number • MS stands for Most Significant, the high order bit/s or digit/s of a number • (Grammar) School multiplication: the digit-by-digit-multiplication algorithms, as taught in schools. It has 2 variants in the order the digit-products are calculated: − Row-order: for i=0…|a|-1 for j=0…|b|-1 …a i b j … − Column-order: for k=0…|a|+|b|-2 for i,j: i+j=k …a i b j …
Computing architecture
Our experimental HW is clocked at 150 MHz. It is designed around a 16×16-bit single cycle multiplier. This is the largest, the most expensive part of the HW after the memory (0.13µm CMOS: 16,000 µm 2 ). Such circuits have been designed for 300 MHz clock rate and beyond in even for CMOS 0.18 µm technology, often used in smart cards, but they are large and expensive. There are much faster or longer multipliers at smaller feature sizes, like the 370 MHz 36×36-bit multipliers in ALTERA FPGA's [1] .
We concentrate on algorithms, which accumulate digit-products in column order, although many of the speed-up techniques are applicable to row multiplications, too [17] . The digits of both multiplicands are constantly reloaded to the multiplier: C = A·B = {a 0 b 0 , a 1 b 0 +a 0 b 1 , a 2 b 0 +a 1 b 1 +a 0 b 2 …}. The digit-products are summed in columns. High-speed 40-bit CMOS adders have 5 gates delay, can perform 4 additions in a single clock cycle with time for loading and storing the results in RAM. After a digit-multiplication the 32-bit result is added to the accumulator and the multiplier starts working on the next product. When all digit-products are accumulated for the current digit of C the LS digit from the accumulator is shifted out and stored. By feeding the multiplier and accumulator constantly we achieve sustained single cycle digit multiply-accumulate operations. 
Fig. 1. Dataflow diagram
Memory To avoid access conflicts separate RAM banks are needed for the operands and the result. Optimal space efficiency requires the ability to change the value of a digit, i.e., read and write to the same memory location within the same clock cycle. It can be done easily at low speed (smart cards), but faster systems need tricky designs. The algorithms presented here would benefit from this read/write capability, which is only needed in one memory bank, holding the temporary results.
At higher clock frequencies some data buffering, pipelining is necessary to run the algorithms at full speed, causing address offsets between the read and write phase of the memory update. Because the presented algorithms access their data sequentially, circular addressing can be used. The updated digit is written to the location where the next digit is being read from, not where the changed digit was originated from. At each update this causes a shift of loci in data storage. The corresponding circular address offset has to be considered at the next access to the data.
This way, one address decoder for this memory bank is enough, with some registers and a little faster memory cells -still less expensive than any other solution. However, it is a custom design; no off-the-shelf (library) memory blocks can be used.
A dual ported memory bank offer simultaneous read/write capabilities, but two single ported RAM banks cost the same and provide double the storage room and more options to optimize algorithms. With 2 banks, data is read from one and the changed data is written to another memory bank, not being accessed by the read logic.
The accumulator consists of a couple of 50-bit registers (48 data bits with 2 additional bits for sign and carry/borrow), a barrel shifter and a fast 48-bit adder. It can be laid out as a 32-bit adder and an 18-bit counter for most of our algorithms, performing together up to 3 additions in a clock cycle. One of the inputs is from a 50-bit 2's complement internal register, the other input is selected from the memory banks (can be shifted), from the multiplier or from a (shifted) accumulator register. At the end of the additions, the content of the register can be shifted to the left or (sign extended) to the right and/or the LS digit stored in RAM.
Since only the LS digit is taken out from the accumulator, it can still work on carry propagation while the next addition starts, allowing cheaper designs (0.13µm CMOS: 2,000µm 2 , 12.5% of the area of the multiplier). Some algorithms speed up with one or two internal shift-add operations, effectively implementing a fast multiplier with multiplicands of at most 2 nonzero bits (1, 2, 3, 4, 5, 6; 8, 9,10; 12; 17…).
Basic arithmetic
Addition/Subtraction: In our algorithms digits are generated, or read from memory, from right to left to handle carry propagation. The sign of the result is not known until all digits are processed; therefore, 2's complement representation is used.
Multiplication: Cryptographic applications don't use negative numbers; therefore our digit-multiplication circuit performs only unsigned multiplications. The products are accumulated (added to a 32…50-bit register) but only single digits are extracted from these registers and stored in memory.
For operand sizes in cryptographic applications the school multiplication is the best, requiring simple control. Some speed improvement can be expected from the more complicated Karatsuba method, but the Toom-Cook 3-way (or beyond) multiplication is actually slower for these lengths [6] . An FFT based multiplication takes even longer until much larger operands (in our case about 8 times slower).
Division: The algorithms presented here compute long divisions with the help of short ones (one-or two-digit divisors) performed by multiplications with reciprocals. The reciprocals are calculated with only a small constant number of digit-operations. In our test system linear approximations were followed by 3 or 4 Newton iterations. [9] Traditional modular multiplication algorithms
It is normally the case with RSA moduli. If not, we have to normalize it: replace m with 2 k m. A modular reduction step (discussed below) fixes the result: having R k = a mod 2 k m calculated, R ← R k − q·m, where q is computed from the leading digits of R k and 2 k m. These de/normalization steps are only performed at the beginning and end of the calculations (in case of an exponentiation chain), so the amortized cost is negligible.
There are a basically 4 algorithms used in memory constrained, digit serial applications (smart card, secure co-processors, consumer electronics, etc.): Interleaved row multiplication and reduction, Montgomery, Barrett and Quisquater multiplications. [1] , [3] , [12] , [13] . We present algorithmic and HW speedups for them, so we have to review their basic versions first.
Montgomery multiplication
It is simple and fast, utilizing right-to-left divisions (sometimes called exact division or odd division [7] ). In this direction there are no problems with carries (which propagate away from the processed digits) or with estimating the quotient digit wrong, so no correction steps are necessary. This gives it some 6% speed advantage over Barrett's reduction and more than 20% speed advantage over division based reductions [3] . The traditional Montgomery multiplication calculates the product in "row order", but it still can take advantage of a speedup for squaring. (This is commonly believed not to be the case, see e.g. in [11] , Remark 14.40, but the trick of Fig. 7 works here, too.) The main disadvantage is that the numbers have to be converted to a special form before the calculations and fixed at the end, that is, significant pre-and postprocessing and extra memory is needed. The product AB can be calculated interleaved with the reduction, called the Montgomery multiplication (Fig. 3) . It needs squaring-speedup as noted above. The instruction x =(x+a i b+t·m)/d is a loop through the digits of B and m from right to left, keeping the carry propagating to the left. /m] is calculated (µ is 1 bit longer than m). Multiplying with that and keeping the most significant n bits only, the error is at most 2, compared to the larger result of the exact division. The subtraction gives at most n-digit results, i.e. the most significant digits of a b and [a b / m] m agree, therefore only the least significant n digits of both are needed. These yield the algorithm given in Fig. 4 .
Barrett multiplication
The half products can be calculated in half as many clock cycles as the full products with school multiplication. In practice a few extra bits precision is needed to guarantee that the last "while" cycle does not run too many times. This increase in operand length makes the algorithm slightly slower than Montgomery's multiplication.
Quisquater's multiplication is a variant of Barrett's algorithm. It multiplies the modulus with a number S, resulting in many leading 1 bits. This makes µ unnecessary, and the corresponding MS-half division becomes trivial. The conversion steps and the calculation with longer modulus could offset the time savings, but in many cases this algorithm is faster. [5] Interleaved row-multiplication and reduction Long division (modular reduction) steps can be interleaved with the multiplication steps. The advantage is that we don't need to store 2n-digit full products before the division starts. Furthermore, as the digit-products are calculated, we can keep them in short (32-bit) registers and subtract the digits calculated for the modular reduction, making storing and re-loading unnecessary. During accumulation of the partial products if an intermediate result becomes too large we subtract an appropriate multiple of the modulus. If the reduction C ← C−q i m is not sufficient to reduce the length of C to n digits (q is off by 1), we need a subtraction of m (equivalent to setting q i ← q i +1 
We can accumulate half products faster: a k a i and a k 2 /2, and double the final result. When a 0 was odd we accumulate (a 0 2 −1) / 2, with a final correction step [17] . 
New multiplication algorithms
Below new variants of popular modular multiplication algorithms are presented, tailored to the proposed HW, which was in turn designed, to allow speeding up these algorithms. Even as microprocessor software these algorithms are faster than their traditional counterparts. Their running time comes from two parts, the multiplication and the modular reduction. On the multiply-accumulate HW the products are calculated in n 2 clock cycles for the general case, and n (n +1) / 2 clock cycles for squaring (loop j in Fig. 10 ignores repeated products, double the result and adds the square term). The modular reduction phase differentiates the algorithms, taking (1+s) n 2 + t·n + constant clock cycles.
Row-or Column-multiplication
At modular reduction a multiple of m: q·m is subtracted from the partial results. q is computed from the MS digits. At row-multiplication they get calculated last, which forces us to save/load partial results, or process the MS digits out of order. It slows down the algorithms and causes errors in the estimation of q, to be fixed with extra processing time. Calculating the product-digits in columns, the MS digits are available when they are needed, but with the help of longer or bundled accumulators. Both techniques lead to algorithms of comparable complexities. Here we deal with column multiplications, while the row multiplication results are presented in [17] .
Left-Right-Left multiplication with interleaved modular reduction
The family of these algorithms is called LRL (or military-step) algorithms. They don't need special representation of numbers and need only a handful of bytes extra memory. From the definition:
Short reciprocal
In case a) the difference is less than 2, so the integer parts are at most 2 apart. In case b) the difference is less than 1, making the integer part differ at most by is closer to µ than µ (1) , so an approximation with an error at most 1 is provided by
Note T Dropping some LS bits, the truncated µ (1) is never too large and has an error at most 1 in the LS bit kept. This approximation of the reciprocal can be calculated with only a small constant number of digit operations. Adding 1 in the last bit-position of the truncated reciprocal yields another approximate reciprocal, which is never too small and has an error of at most one in this bit-position.
Algorithm LRL4
-Calculate a n−1 b n−1 , padded with n −1 zeros to the right. Subtract a multiple of the modulus m, such that the result becomes n digits long (it was at most n +1 digits long): Multiply the MS digit with twice the pre-computed µ = [d n+2 / 2m] to get the ratio q n−1 . (A few extra guard bits ensure an error of at most 1.) -Calculate the next MS digit from the product: a n−1 b n−2 + a n−2 b n−1 , pad, and add to the n-digit partial remainder calculated before, giving at most n +1 digits. A multiplication with µ of the MS digit(s) gives q n−2 , such that subtracting q n−2 m reduces the partial result again to n digits. Multiplication the digits of m (taken from right-to-left) with the single digit q n−2 and their subtraction from the partial remainder is done in parallel (pipelined). -Continue this way until the new digit-products summed in columns do not increase the length of the partial product (the LS n −2 digits of the product). The rest is calculated from right-to-left and added normally to the product, with a possible final reduction step. The reduction step is better delayed until the MS 3 digits of the product are calculated. This way adding the next product-digit can cause a carry at the MS bit at most 1: the possible maximum is
The overflowed digit need not be stored, the situation can be fixed immediately by subtracting m. This overflow happens if the new digit is large, and the first digit of the partial result is larger than d − n. This digit is the result of the modular reduction, so it is very close to uniformly distributed random. The probability of an overflow is less than n / d, about 1 in 1,000 at 16-bit digits, practically 0 for 32-bit digits. This way we need not store 2n-digitproducts, the partial remainders only grow to n digits (plus an occasional over/under-flow bit). Although the used column-sums of digitproducts add only to the 3 MS digits of the partial product (no long carry propagation), the subtraction of q i m still needs n-digit arithmetic (the LS digits further to the right are implicit 0's). All together a handful (t) steps are needed to calculate an approximate quotient q i , which makes n 2 + t n clock cycles for the modular reduction. is needed, too, we store the sequence of q i 's. There is a minor difficulty with the occasional q ← q +1 correction steps, which might cause repeated carry propagation. Since it happens rarely, it does not slow down the process noticeably, but we could store the locations of the correction steps (a few bytes storage) and do a final right-to-left scan of the quotient, to add one to the digits where the correction occurred. 
Proposition: q is equal to or at most 1 less than the integer part of the true quotient.
Proof: At the reduction steps the true ratio was
with some 0 ≤ ξ < 1, representing the rest of the digits of x. The approximate reciprocal µ has an error γ, at most 1 from the rational d n+2 / 2m, so our estimated ratio
The subtracted error term, Most of the time the added new digit-products fix the partial results, but sometimes an add-back correction step is necessary. The running time of the modular reduction in SW is less than 1.0001n 2 + 4n , in the average; n 2 + 4n with extra HW.
LRL3
From the calculation of q we can drop µ 0 x n−1 . It causes an additional error of at most 2(d − 1)
It takes 3 clock cycles with our multiply-accumulate HW, with a 1 bit left-shift and extracting the MS digit. In pure software implementation the occasional additionsubtraction steps add 0.0001n 2 to the running time, in the average. Alternatively, the overflow can be handled at the next reduction step, where the new quotient will be larger, q = d + q', with q' < d. In the proposed HW the extra shifted additions of the modulus digits can be done in parallel to the multiplications, so the worst case running time is n 2 + 3n for the modular reduction, in SW we need 1.0001n 2 + 3n steps.
Note If the reduction step fails to reduce the length of the remainder, the second MS digit is very small (0…±6). In this case, adding the subsequent digit of the product (the next column-sum) cannot cause an overflow, so the reduction can be safely delayed after the next digit is calculated and added. It simplifies the algorithm but does not change its running time.
LRL2
Shifting µ a few bits to the right, does not help. E.g. 8 bits give µ 1 ≈ d which still does not make any of the terms in calculation of q small, like µ 1 x n−1 < 2d 3/2 . Dropping it anyway makes the resulting
not very good, giving often an error of 1, sometimes 2. The average running time of the SW version is large, 2n 2 + 2n ; but with extensive use of HW it is n 2 + 2n .
LRL1
Instead of dropping terms from (LRL3q), we can use shorter reciprocals and employ shift operations to calculate some of the products. Without first shifting the modulus to make the reciprocal normalized we get µ = [d 
Similar reasoning as at LRL4 assures that the conditions c = 0 or 1, and 0 ≤ q < 3d is maintained during the calculations. The probability of the corrections is ≈¼, giving an average SW running time 1.25n 2 + n ; in the accumulator-shift HW n 2 + n .
Computer experiments A C program simulating the algorithm was tested against the results of GMP (GNU Multi Precision library [6]). 55 million modular multiplications of random 8192×8192 mod 8192 bits were tried, in addition to several billion shorter ones. The digit n +1 of the partial results in the modular reduction was always 0 or 1 and 0 ≤ q < 3d remained true.
Note The last overflow correction (after the right-to-left multiplication phase) can be omitted, if we are in an exponentiation chain. At overflow the MS digit is 1, the second digit is small, and so at the beginning of the next modular multiplication there is no more overflow (the MS digit stays as 1), and it can be handled the normal way.
Modulus Scaling
The last algorithm uses only one digit-multiplication to get the approximate quotient for the modular reduction steps. We can get away with even fewer (0), but with a cost in preprocessing. It increases the length of the modulus. To avoid increasing the length of the result, the final modular reduction step in the modular multiplications is done with the original modulus. Preprocessing the modulus is simple and fast, so the algorithms below are competitive to the standard division based algorithms even for a single call. If a chain of calculations is performed with the same modulus (exponentiation) the preprocessing becomes negligible compared to the overall computation time.
The main idea is that the calculation of q becomes easier if the MS digit is 1 and the next digit is 0. Almost the same good is if all the bits of the MS digit are 1. In these cases no multiplication is needed for finding the approximate q [5] , [15] .
We can convert the modulus to this form by multiplying it with an appropriate 1-digit scaling factor. This causes one-time extra costs at converting the modulus in the beginning of the calculation chain, but the last modular reduction is done with the original modulus, and so the results are correct at the end of the algorithms (no postprocessing). The modified modulus is one digit longer, which could require extra multiply-accumulate steps at each reduction sweep, unless SW or HW changes take advantage of the special MS digits. These modified longer reduction sweeps are performed 1 fewer times than the original modulus would require. The final reduction with the original modulus makes the number of reduction sweeps the same as before.
There are two choices for the scaled modulus, {m n+1 , m n } = {1, 0} and m n = d −1. The corresponding modular reduction algorithms are denoted by S10 and S0F. In both cases q = r n+1 gives the estimate. Both algorithms need to store and process only the LS n digits of the scaled modulus, the processing of the MS digits can be hardwired.
Algorithm S0F
The initial conversion step changed the modulus, such that |m| = n +1 and m n = d −1. The current remainder R is shifted up (logically, that is only the indexing is changed) to make it n+2 digits long, such that R = {r n+1 , r n …, r 1 , 0}. Proposition: q = r n+1 is never too large, sometimes it is 1 too small. Proof: (similar to the proof under S10 below) [] Correction steps q is often off by 1. It results in an overflow, i.e., the bit is not cleared from above the MS digit of the partial results. We have to correct them immediately (by subtracting m), otherwise the next q will be 17 bits long, and the error of the ratio estimation is doubled, so there could be a still larger overflow next.
These frequent correction steps cannot be avoided with one digit scaling. It corresponds to a division of single digits and they don't provide good quotient estimates. The S10 algorithm below uses an extra bit, so it is better in this sense.
Algorithm S10: The initial conversion step changed the modulus, such that |m| = n +2 and m n+1 = 1, m n = 0. The current remainder R is shifted to the left (logically, that is only the indexing is changed) to make it also n+2 digits long, such that R = ±{r n+1 , r n ,…, r 1 , 0}. We use signed remainders and have to handle overflows, that is, a sign and an overflow bit could temporarily precede the digits of R. The algorithm will add/subtract m to fix the overflow if it occurs. Now there are |d| 2 +1 bits of the modulus fixed, and the signed R is providing also |d| 2 +1 bits of information for q. With them correction steps will rarely be needed.
Proposition: q = r n+1 for R ≥ 0, and q = d−1− r n+1 for R < 0 assignment gives an estimate of the quotient, which is never too small, sometimes 1 too large. Proof: When R ≥ 0 the extreme cases are:
1. Minimum / maximum: R ={r n+1 ,0,…0}, and m ={1, 0, d −1,…d −1}=d
is integer and the subtracted term inside the integer part function is positive and less than 1:
. These show that the estimated q is never too small. When R is negative, the modular reduction step is done with adding q·m to R. The above calculations can be repeated with the absolute value of R. However, the estimated (negative) quotient would be sometimes 1 too small, so we increase its value by one. This is also necessary to keep q a single-digit number. [] Correction steps Overflow requiring extra correction steps, almost never occurs. Computer experiments showed that, during over 10 million random 8192×8192 mod 8192-bit modular multiplications there were only 5 subtractive corrections step performed, no underflow was detected. During over 10 10 random 1024×1024 mod 1024-bit modular multiplications there were 2 overflows and no underflow. Accordingly, the use of only software corrections does not slow down S10. The remainder is rarely longer than n +1, because at the start, there is no overflow: the MS digits of the products, even together with all the others don't give longer than |A| + |B| -digit results. After a modular reduction -if the estimated quotient q was correct, the remainder R is less than mS, that is, either |R| = n +1, or R = {1, 0, r n−1 , …}, where the third digit is smaller than that of mS. This last case is very unlikely (less than 1 / (4d) ).
-if the estimated quotient q was one too large, the remainder R changes sign. If the correct quotient q −1 would reduce R to a number of smaller magnitude than {0, 0, r n−1 , …}, with the third digit at most as large as that of mS, then the actual q could cause an overflow. Again, it is a very unlikely combination of events.
Implementation
The MS 3 digits and the sign/overflow bits of the partial results can be kept in the accumulator. Because the multiplier is not used with the special MS digits of the scaled modulus, they can be manipulated together in the accumulator. Adding the next product-digit is done also in the accumulator in a single cycle. Proposition: There is no need for longer than 50-bit accumulator. Proof The added product-digit could cause a carry less than n to the n +1 st digit. If there was already an overflow, this digit is 0, so there will be no further carry propagation. If the n + 1 st digit was large, we know, the n + 2 nd digit of R was zero. These show that the MS digit of R can be We can generate the product-digits of AB from right to left and keep updating R, an n +1-digit partial remainder, initialized to 0. The final result will be also in R. When the next digit of AB has been generated with its carry (all necessary digit-products accumulated), it is added to R, followed by adding an appropriate multiple of the modulus t·m, such that the last digit is cleared: We don't need correction steps or processing the accumulator, so some HW costs can be saved. The final reduction step can be omitted during a calculation chain [5] , since the next modular reduction produces a result R ≤ m + n (d −1) from n-digit inputs, anyway. Only the final result has to be fixed. Also, double-speed squaring can be easily done in the loop (j,k). Tailoring) The Montgomery reduction needs one multiplication to compute the reduction factor t. Using Quisquater's scaling, this time to transform the LS, instead of the MS digit to a special value, we can get rid of this multiplication. The last modular reduction step is performed with the original modulus m to reduce the result below m.
Montgomery-T (Tail
If m' = 1, the calculation of t = LS( r 0 ·m' ) becomes trivial: t = r 0 . It is the case if m 0 = d −1, what we want to achieve with scaling.
The first step in each modular reduction sweep, Q = r 0 + t m 0 , has to be performed even though we now the LS digit of the result (0), because the carry, the MS digit is Multiplying m with S increases its length by 1 digit, but as we have just seen, the extra trailing digit does not increase the number of digitmultiplications during modular reduction.
The modular reduction performs n −1 iterations with the modulus mS: n (n −1) digit-multiplications, and one iteration with the modulus m: n +1 digit-multiplications. We saved n −1 digit-multiplications during the modular reduction steps. The price is the need to calculate S, mS and store both m and mS. 
Summary
There is no single "best" modular multiplication algorithm, for all circumstances.
• In software for general purpose microprocessors − For very long operands sub-quadratic multiplications are the best, like Karatsuba, Toom-Cook or FFFT-based methods [6] − For cryptographic applications − If memory is limited (or auxiliary data does not fit to a memory cache):
LRL3 or LRL1 (dependent on the instruction timing) − If memory is of no concern: S10 or Montgomery-T (needs pre/post-process)
• If some HW enhancements can be designed:
− If there is enough memory: S10 (simpler) − Otherwise: LRL1.
The table below summarizes the running time of the modular reduction phase of our modular multiplication algorithms (without the n 2 steps of the multiplication phase).
